Design Automation Method for Total Ionization Dose Tolerant Integrated Circuits

Vazgen Melikyan, Aristakes Hovsepyan and Karine Vardanyan

Abstract - Modern integrated circuits (IC) operate in environment of various destabilizing factors which have essential influence on the operation of these circuits and often even disturb the normal operation. One of these destabilizing factors is the cosmic radiation, particularly total ionization dose effects (TID). For modern TID tolerant ICs [1-4] design is being done by circuit designers. In this paper an automation method is suggested which allows to replace transistors in layout with appropriate TID tolerant devices, where it is needed to have high tolerance from TID effects. This method allows design of TID tolerant IC layout by a design tool bringing to minimum circuit designer participation in layout design process.

Keywords – total ionization dose effects, design automation

I. INTRODUCTION

It is known [1-4], that TID effects influence on threshold voltage, subthreshold and leakage currents, mobility of charge carriers (μ) and transconductance (g_m) of MOS transistors. Influence of TID effects on threshold voltages of MOS transistors are described in [1-2]. Threshold voltage should be measured as

\[ V_{\text{TH}} = V_{\text{TH0}} + [\Delta V_{\text{OT}} + \Delta V_{\text{IT}} ] \]

where \( V_{\text{TH0}} \) is pre-irradiation threshold voltage, \( \Delta V_{\text{OT}} \) is the change in threshold voltage due to holes trapped at the interface and \( \Delta V_{\text{IT}} \) is the change caused by the charging of interface traps. For n-MOS transistor \( \Delta V_{\text{OT}} \) decreases the threshold voltage [1-2]. For p-MOS transistor \( \Delta V_{\text{OT}} \) increases the magnitude of threshold voltage. For both n-MOS and p-MOS \( \Delta V_{\text{IT}} \) should be taken positive. Finally \( \Delta V_{\text{OT}} \) and \( \Delta V_{\text{IT}} \) should be measured as [2]

\[ \Delta V_{\text{OT}} = -3.8 \cdot 10^{-8} \cdot i_{\text{OX}}^2 \cdot D \]

\[ \Delta V_{\text{IT}} = 2.4 \cdot 10^{-8} \cdot i_{\text{OX}}^2 \cdot D^{3/4} \]

V. Melikyan is with the Synopsys Armenia CJSC, head of Microelectronic Circuits and Systems department of State Engineering University of Armenia, e-mail: Vazgen.Melikyan@synopsys.com

A. Hovsepyan is with the Synopsys Armenia CJSC, circuit design engineer, e-mail: Aristakes.Hovsepyan@synopsys.com

K. Vardanyan is a second year master student, State Engineering University of Armenia

where D is the radiation dose in rads, tox is the gate oxide thickness in nanometers.

Description about subthreshold and leakage currents can be found in [3]. Subthreshold current of a n-MOS transistor can be measured by the following equation:

\[ I_D = I_{D0} \cdot \exp \left( \frac{V_{GS} - V_{\text{THN}}}{V_T} \right) \]

where \( I_D \) is the drain current of transistor, \( W/L \) are the sizes of transistor, \( V_{GS} \) is the gate-source voltage of transistor, \( V_T = kT/q \) is the thermal voltage and \( V_{\text{THN}} \) is threshold voltage. Subthreshold current can change due to two factors. One of them is the threshold voltage change due to TID effects influence. The second reason is shown in figure 1. Except the main channel, two parasitic channels are being farmed in MOS fabrication process (figure 1) [4]. Due to TID effects influence of these parasitic transistors becomes notable. As a result, subthreshold current changes.

\[ \mu = \frac{\mu_0}{1 + \alpha \cdot (\Delta N_i)} \]

where \( \mu_0 \) is the pre-irradiation mobility, \( \Delta N_i \) is the number of interface traps per unit area introduced by ionizing radiation. \( \alpha \) is a technology dependant parameter (\( \alpha = 7 \pm 1.3 \times 10^{-13} \)). Dependences of mobility from radiation dose for both electron and hole are presented in figure 2.

There are several methods [4] which are used to protect MOS transistors from TID effects. The most effective method, which provides the highest level of protection from TID effects, is given in [4] and is called enclosed layout topology (ELT). Transistor with ELT...
structure is presented in figure 3. The main disadvantages of ELT transistor are that it is difficult to measure the W/L ratio of MOS transistor and area of this transistor is more than area of classical MOS device. To calculate W/L ratio of this kind of MOS transistor, it is being introduced as three transistors, connected in parallel (figure 3). W/L ratio of ELT transistor is being measured as

\[
\frac{W}{L} = \frac{2^a}{\ln(1+2a)} + \frac{2\sqrt{1-a\ln(\frac{W}{L})}}{\sqrt{2a(2a)(1)}} + \frac{(3d-2a)}{L}, \quad (6)
\]

where K is a geometry dependent parameter (if L<\=0,5um, then K=3,5, else if L>0,5um, K=4), a is a connecting parameter between transistors 1 and 2 (figure 3).

Equation (6) shows that it is rather difficult to calculate W/L ratio for ELT transistor. For TID hardening of circuits with large number of devices it will be rather difficult to calculate W/L ratios for all transistors to replace them with ELT devices. A design automation method is proposed in this paper, which allows to replace all the transistors in parts of the circuits, which need to be TID hardened, by ELT transistors automatically. In this case W/L ratio is being calculated automatically, too. This calculation is based on equation (6). Operation of the provided design tool is schematically presented in figure 4. Layout of a simple inverter is presented. Lets assume that the n-MOS transistor needs to be TID tolerant (figure 4). One just needs to input to suggested program the name of the device, which must be replaced. The program will calculate the sizes of ELT transistor appropriate to W/L ratio of the transistor from original design. After replacement tool does the routing as well. For routing pin/port names should be kept the same, as in original design.

Transistor characteristics before and after irradiation are shown in figure 5 [3]. It can be seen, that for 0.25um technology pre- and post-irradiation curves are almost the same (with the use of ELT transistor).

II. CONCLUSION

Thus, presented method provides TID tolerant design automation. It helps to reduce job connected with human factor. It means mistake probability is less too. Design time is being reduced as well, because the W/L ratio calculations are being done automatically. But this method has disadvantages too: it uses only one of the known methods of TID hardening of ICs. ELT transistor method, which is used in design automation tool, provides the best protection from TID, but sizes of IC are being increased. Provided method can be used in cases when chip area is not critical, but high TID tolerance is needed.

REFERENCES