

## IMPROVED SPICE MACROMODELS OF INSTRUMENTATION AMPLIFIER WITH PSRR EFFECTS

**Elena Dikova Shoikova<sup>1</sup>, Ivailo Milanov Pandiev<sup>2</sup>**

Faculty of Electronic Engineering and Technology, Technical University of Sofia, Kliment Ohridski Street No. 8, 1000 Sofia, Bulgaria, phone: + 359 2 965 2140,  
e-mail: <sup>1</sup>shoikova@tu-sofia.bg, <sup>2</sup>ipandiev@tu-sofia.bg

*An improved SPICE based macromodels of monolithic instrumentation amplifiers (in-amps) is presented in which the power supply rejection ratio (PSRR) frequency effects are modelled. The simulation models are developed through modifying the existing macromodels employing the mechanism of controlled sources and subcircuits. The macromodels are independent from actual technical realizations and are based upon compromises regarding the representation of exact circuit structures in the models. The equivalent circuits of the models principally contains linear passive RLC elements and controlled voltage and current sources. Model parameters are extracted for the IC AD8221 from Analog Devices and INA114 from Texas Instruments as examples. Simulation results and selected diagrams are compared with the manufacturer's data.*

**Keywords:** analogue circuits, instrumentation amplifier, macromodel, PSRR effects.

### 1. INTRODUCTION

In the contemporary IC designs, analogue and digital functions are joined together on the same PCB, and correspondingly an interaction is likely to occur between circuit components. This interaction will consist of spikes that are generated by clocks (in digital components or in switched-capacitor circuits), output drives, etc. Spikes are generated on supply lines, ground, or substrate. Those spikes can easily couple to the analogue circuits. One of the important electrical characteristics of analogue devices is their insensitivity to spikes on supply lines. This feature is expressed by their Power Supply Rejection Ratios (PSRRs). A specific difficulty associated with PSRR is that high values of PSRR can be more easily obtained at low frequencies while it is much harder to do this at high frequencies. However, it is especially at the high frequencies that the high PSRR value is required. Spikes on power supply lines are characterized by short duration, and thus contain a large number of high frequency components. As a consequence, a high PSRR value is required at intermediate and high frequencies only. In most cases the frequency dependence of PSRR is being approximated by using first-order transfer functions determined by real poles or pole-zero pairs.

The majority of published SPICE operational amplifier macromodels are derived from well-known Boyle macromodel [1] and only attempt to simulate dc asymmetry of the supply voltages, usually by a fixed resistors connected across the supply terminals [2, 3]. They therefore cannot be used to simulate dynamic variations in input offset voltage due to changing supply voltage. The nonlinear SPICE macro-

model of operational amplifier due to Hu, Leach and Chan [4] includes dc power supply rejection ratio but ignores its reduction at higher frequencies. In this simulation model the input offset voltage is the sum of two voltages: one is  $(V_{SP} - V_{SN})/PSRR$  ( $V_{SP}$  – positive power supply voltage,  $V_{SN}$  – negative power supply voltage) and the other is the voltage across temperature dependent resistor  $R_{b3}$ , modelling temperature coefficient. The two voltages are coupled to the positive input terminal by using two voltage-controlled current sources (VCCSs) ( $G_{avs}$  and  $G_{b10}$ , respectively) and one unit-gain voltage-controlled voltage source (VCVS). The gains of these VCCSs are:  $g_{avs} = 1/PSRR$  and  $g_{b10} = 1$ . More recently in [5, 6], improved SPICE macromodels of current-feedback amplifier (CFA) are presented. In these models both dc and ac PSRR were included so that the designer can explore the effects of supply bypassing. The PSRR stage of the CFA model consists of two attenuation circuits controlled by positive and negative supply voltages whose gains increase at 20dB per decade. However, the structure of the CFA simulation model not corresponding with existing in-amp SPICE models.

The SPICE-based libraries overview shows that the in-amp macromodels cannot provide fully adequate representation of the dc and ac PSRR effects [7, 8]. In response of this problem in the present paper authors propose improved in-amp SPICE macromodels with dc PSRR and small-signal positive and negative power supply gain versus frequency. Principally, the improved models consist of controlled sources and several passive RLC elements. The macromodels are based on those described in [5, 6, 9, 10].

## 2. SPICE MACROMODELS DEVELOPMENT


By applying the build-up method, that is a basic tool for incorporating second order effects, it is possible to develop further the existing amplifier's macromodels towards adequate simulating of the PSRR versus frequency, noise effects, temperature dependence of parameters, CMRR versus frequency, etc. The power supply rejection ratio is defined as an absolute value of the ratio of the change in input offset voltage to the change in the amplifier supply voltages that has caused that change. Normally, manufacturer's data contains information regarding the frequency dependence of PSRR that could be used in modelling the real in-amps.

Two SPICE macromodels – the IC AD8221 (Analog Devices) and INA114 (Texas Instruments) – are chosen as examples in the process of PSRR modelling. These innovative SPICE in-amp macromodels were developed in the early 1990's and are still in use today.

### 2.1. One-pole approximation of the PSRR frequency dependence

The addition of ac PSRR, to any macromodel of analogue integrated circuit is similar to the techniques used for modelling CMRR versus frequency [2]. The schematic diagram of the proposed in-amp macromodel improved with PSRR frequency effects approximated by using one-pole transfer function is shown in Fig. 1. It's based on a previous in-amp macromodel [8] from standard SPICE library. The

PSRR effects have been modelled by adding new elements into input section of an existing SPICE macromodels as follows.



**Figure 1.** Improved in-amp model for representing one-pole approximation of the PSRR.

As it shown in Fig. 1, a VCVS  $E_{oos}$  from the original equivalent circuit connected between node 19 and 10 is replaced with linear three-port VCVS (marked in grey, see Fig. 1). The state of node 10 will have to follow the change in the input offset voltage, modelling PSRR. The offset voltages which are accurately referred to the voltage-controlled source  $E_{oos}$  come from separate frequency shaping stages in the model. The additionally defined stages of the model consisting voltage-controlled current sources (VCCS)  $G_{PSR1}$  and  $G_{PSR2}$  controlled by positive and negative supply voltages, and  $RL$  zero stages (marked in grey, see Fig. 1). The VCCS  $G_{PSR1}$  present the voltage at node 401 that depends on the ripples of positive supply voltage ( $V_{SP} \pm \Delta V_{SP}$ ), and the VCCS  $G_{PSR2}$  define the voltage at node 403 being dependent on ripples in the negative supply voltage ( $V_{SN} \pm \Delta V_{SN}$ ). The current sources are chosen linear one-port generators having the following equations:

$$I_{G_{PSR1}} = k_{1,G_{PSR1}}(V_{SP} \pm \Delta V_{SP}) \quad (1a)$$

$$I_{G_{PSR2}} = k_{1,G_{PSR2}}(V_{SN} \pm \Delta V_{SN}) \quad (1b)$$

The currents thus generated,  $I_{G_{PSR1}}$  and  $I_{G_{PSR2}}$ , will flow through the elements  $R_{PSR1}$ ,  $L_{PSR1}$  and  $R_{PSR2}$ ,  $L_{PSR2}$ , towards the internal ground. In such a way the voltages  $V(401,0)$  and  $V(403,0)$  will depend upon the amplitude and the frequency of the ripples on supply lines, and the transfer functions of the stages will have the form:

$$T_{G_{PSR1}}(p) = \frac{V(401,0)}{V_{SP} \pm \Delta V_{SP}} = k_{1,G_{PSR1}} R_{PSR1} \left( 1 + p \frac{L_{PSR1}}{R_{PSR1}} \right) \quad (2a)$$

$$T_{G_{PSR2}}(p) = \frac{V(403,0)}{V_{SN} \pm \Delta V_{SN}} = k_{1,G_{PSR2}} R_{PSR2} \left( 1 + p \frac{L_{PSR2}}{R_{PSR2}} \right) \quad (2b)$$

defining characteristics conditioned by one real zero. The voltages generated at nodes 401 and 403 are used for forming the equation of VCVS  $E_{oos}$  as follows:

$$V_{Eoos} = k_{0,Eoos} + k_{1,Eoos} V(38,98) + k_{2,Eoos} V(401,0) + k_{3,Eoos} V(403,0) \quad (3)$$

The component  $k_{0,Eoos}$  in Eq. (3) determines the input offset voltage constant ( $V_{os}$ ), the coefficient  $k_{1,Eoos}$  present the CMRR effect, and the coefficients  $k_{2,Eoos}$  and  $k_{3,Eoos}$  are used for modelling the change in  $V_{os}$  as a result of changing the supply voltages ( $V_{SP} \pm \Delta V_{SP}$  or  $V_{SN} \pm \Delta V_{SN}$ ). Then positive  $PSRR^+$  and negative  $PSRR^-$  will be determined by the following expressions:

$$PSRR^+ = \frac{GAIN}{GAIN_{PSR^+}} = \frac{V_{OUT} / V(10,0)}{V_{OUT} / (V_{SP} \pm \Delta V_{SP})} = \frac{V_{SP} \pm \Delta V_{SP}}{k_{2,Eoos} V(401,0)} = \frac{(k_{1,GPSR1} R_{PSR1})^{-1}}{k_{2,Eoos} \frac{L_{PSR1}}{R_{PSR1}} \left( p + \frac{R_{PSR1}}{L_{PSR1}} \right)} = \frac{H^+ \omega_p^+}{p + \omega_p^+} \quad (4a)$$

$$PSRR^- = \frac{GAIN}{GAIN_{PSR^-}} = \frac{V_{OUT} / V(10,0)}{V_{OUT} / (V_{SN} \pm \Delta V_{SN})} = \frac{V_{SN} \pm \Delta V_{SN}}{k_{3,Eoos} V(403,0)} = \frac{(k_{1,GPSR2} R_{PSR2})^{-1}}{k_{3,Eoos} \frac{L_{PSR2}}{R_{PSR2}} \left( p + \frac{R_{PSR2}}{L_{PSR2}} \right)} = \frac{H^+ \omega_p^+}{p + \omega_p^+} \quad (4b)$$

where  $GAIN_{PSR^+} = V_{OUT} / (V_{SP} \pm \Delta V_{SP})$  and  $GAIN_{PSR^-} = V_{OUT} / (V_{SN} \pm \Delta V_{SN})$  is the voltage gain of spikes on the positive and negative power supply lines. Comparing the last expressions (4a) and (4b) leads to:

$$\omega_p^+ = R_{PSR1} / L_{PSR1} \quad (5a)$$

- Pole frequency of positive PSRR at level  $-3\text{dB}$ ,

$$PSRR_{DC}^+ = H^+ = 1 / k_{2,Eoos} k_{1,GPSR1} R_{PSR1} \quad (5b)$$

- Positive dc power supply rejection ratio,

$$\omega_p^- = R_{PSR2} / L_{PSR2} \quad (6a)$$

- Pole frequency of negative PSRR at level  $-3\text{dB}$ ,

$$PSRR_{DC}^- = H^- = 1 / k_{3,Eoos} k_{1,GPSR2} R_{PSR2} \quad (6b)$$

- Negative dc power supply rejection ratio.

These relationships are of basic importance for the methodology of determining the model parameters of the equivalent circuit. To set component values in PSRR stages,  $R_{PSR1}$  and  $R_{PSR2}$  are arbitrarily chosen to be  $100\Omega$ . This value is selected to reduce the thermal noise associated with those resistors and to simplify the calculations for the other components in the stage. If necessary  $R_{PSR1}$  and  $R_{PSR2}$  be represented by current sources controlled by their own voltages, thus conditioning noiseless resistors [5]. The gm's of the VCCSs  $G_{PSR1}$  and  $G_{PSR2}$  are set so that dc gain of each stage is equal to the reciprocal dc value of the PSRR.

$$k_{1,GPSR1} = 1 / R_{PSR1} 10^{\frac{PSRR_{DC}^+}{20}} \quad (7a)$$

$$k_{2,GPSR1} = 1 / R_{PSR2} 10^{\frac{PSRR_{DC}^-}{20}} \quad (7b)$$

where  $PSRR_{DC}^+$  and  $PSRR_{DC}^-$  is the typical dc rejection ratio in dB. The inductors,  $L_{PSR1}$  and  $L_{PSR2}$ , determine the 3dB frequency of each stage and can be found by


$$L_{PSR1} = R_{PSR1} / 2\pi f_p^+ \tag{8a}$$

$$L_{PSR2} = R_{PSR2} / 2\pi f_p^- \tag{8b}$$

where  $f_p^+$  and  $f_p^-$  are the  $-3$ dB frequency of the poles in Hz.

For convenience, the coefficients  $k_{2,E_{oos}}$  and  $k_{3,E_{oos}}$  of the VCVS  $E_{oos}$  are selected equal to unity.

### 2.2. Pole-zero pair approximation of the PSRR frequency dependence



**Figure 2.** Improved in-amp macromodel for representing pole/zero approximation of the PSRR

The development of the macromodel is performed by analogy to the previous consideration where PSRR effects have been approximated by a transfer function with one real pole. As shown in Fig. 2 the existing in-amp model from standard SPICE library is modified. Connecting the two-port VCVS  $E_{oos}$  to the non-inverting input node of the simulation model engender a new node 111 the state of which should follow the variation of the input offset voltage modelling dc and ac power supply rejection ratio. The additionally defined PSRR stages simulating transfer function with zero/pole pairs consists two VCCSs  $G_{PSRp}$  and  $G_{PSRn}$ , and frequency-dependent RL groups ( $R_{PSRp1}$ ,  $R_{PSRp2}$ ,  $R_{PSRn1}$ ,  $R_{PSRn2}$ ,  $L_{PSRp}$  and  $L_{PSRn}$ ). The temperature dependence of the PSRR is modelled by additionally defined temperature stages consisting two ideal current sources  $I_{Tp}$  and  $I_{Tn}$ , and SPICE temperature dependent resistors  $R_{Tp}$  and  $R_{Tn}$  which are controlled with equation:

$$R_T(T) = R_T(T_{nom}) \left[ 1 + TC1(T - T_{nom}) + TC2(T - T_{nom})^2 \right] \tag{9}$$

where  $R_T(T_{nom})$  is the value of the resistor at  $T_{nom} = 27^\circ\text{C}$  (SPICE-Option TNOM),  $T$  is the temperature in  $^\circ\text{C}$ ,  $TC1$  is the linear temperature coefficient and  $TC2$  is the quadratic temperature coefficient. The equation (9) will fit a quadratic curve through three points in a temperature graph by solving three equations with three unknowns.

The positive  $PSRR^+$  and negative  $PSRR^-$  as a function of frequency for the improved model will be determined by the following expressions:

$$PSRR^+ = \frac{V_{OUT}/V(10,0)}{V_{OUT}/(V_{SP} \pm \Delta V_{SP})} = \frac{V_{SP} \pm \Delta V_{SP}}{k_{1,Eoos} V(401,0)} = \frac{1}{k_{1,Eoos} k_{G_{PSRp}} I_{Tp} R_{Tp}(T) R_{PSRp2}} \frac{R_{PSRp1} + pL_{PSRp}}{R_{PSRp1} + pL_{PSRp} \left(1 + \frac{R_{PSRp1}}{R_{PSRp2}}\right)} \quad (10a)$$

$$PSRR^- = \frac{V_{OUT}/V(10,0)}{V_{OUT}/(V_{SN} \pm \Delta V_{SN})} = \frac{V_{SN} \pm \Delta V_{SN}}{k_{2,Eoos} V(403,0)} = \frac{1}{k_{2,Eoos} k_{G_{PSRn}} I_{Tn} R_{Tn}(T) R_{PSRn2}} \frac{R_{PSRn1} + pL_{PSRn}}{R_{PSRn1} + pL_{PSRn} \left(1 + \frac{R_{PSRn1}}{R_{PSRn2}}\right)} \quad (10b)$$

The model parameters of the PSRR zero/pole stages are calculated as follows:

$$R_{PSRp2} = R_{PSRn2} = 1k\Omega; \quad k_{G_{PSRp}} = \frac{1}{R_{PSRp2} 10^{\frac{PSRR_{DC}^+}{20}}} \quad \text{and} \quad k_{G_{PSRn}} = \frac{1}{R_{PSRn2} 10^{\frac{PSRR_{DC}^-}{20}}};$$

$$R_{PSRp1} = \left(\frac{f_{P(PSRp)}}{f_{Z(PSRp)}} - 1\right) R_{PSRp1} \quad \text{and} \quad R_{PSRn1} = \left(\frac{f_{P(PSRn)}}{f_{Z(PSRn)}} - 1\right) R_{PSRn1}; \quad L_{PSRp} = \frac{R_{PSRp1}}{2\pi f_{Z(PSRp)}} \quad \text{and}$$

$L_{PSRn} = \frac{R_{PSRn1}}{2\pi f_{Z(PSRn)}}$ , where  $f_{P(PSRp)}$  ( $f_{P(PSRn)}$ ) is the positive (negative) PSRR pole and  $f_{Z(PSRp)}$  ( $f_{Z(PSRn)}$ ) is the positive (negative) PSRR zero.

### 3. MACROMODELS PERFORMANCE

The verification of the SPICE macromodel (Fig. 1) improved with one-pole PSRR frequency effects is carried out by comparing simulation results with data sheet parameters of integrated in-amp AD8221. Typical logarithmic characteristics for the PSRR depending on the frequency are shown in Fig. 3a and Fig. 3b. The test circuit for simulation of the PSRR effects is created following the test conditions given in the manufacturer's data of the corresponding IC. For the simulation testing of the in-amp is performed parametric ac analysis with the following sweep parameters: point per decade 100; start frequency 0,1Hz; end frequency 1MHz. The computer simulations are implemented for a three values of the gain resistor  $R_G$  (connected between nodes RG1 and RG2), namely 1G $\Omega$ , 5,49k $\Omega$  and 499 $\Omega$ . For the  $R_G$  corresponding differential voltage gain of the in amp is 1, 10 and 100. Simulated logarithmic characteristics of for the positive and negative PSRRs depending on the frequency are shown in Fig. 4a and Fig. 4b. Notice that the simulated response compares quite closely with the actual response shown in Fig. 3a and Fig. 3b with correct amount of maximal values of PSRR and the slope of characteristics in the transition area.




Fig. 3a. Positive PSRR versus frequency for a different voltage gain.




Fig. 3b. Negative PSRR versus frequency for a different voltage gain.




Fig. 4a. Simulated ac positive PSRR as a function of frequency at voltage gain 1 - (i), 10 - (ii) and 100 - (iii).




Fig. 4b. Simulated ac negative PSRR as a function of frequency at voltage gain 1 - (i), 10 - (ii) and 100 - (iii).

The verification check of the macromodel (Fig. 2) improved with pole-zero PSRR




Fig. 6. PSRR as a function of frequency for INA 114.

frequency effects have been performed by using Texas Instruments precision in-amp INA114, for which the small-signal positive power supply gain versus frequency has been approximated as a first-order pole-zero function.

Logarithmic characteristic for the positive PSRR as a function of frequency at  $T=25^{\circ}\text{C}$  is represented in Fig. 6. The solid line shows the behaviour of the SPICE macromodel. Notice that the simulated PSRR closely match with the real IC (data points plotted).

The verification check of the PSRR temperature dependence is performed by comparing simulation output and experimental results of the IC INA114. The

simulation testing is performed within temperature range from 25°C to +85°C. During the process of simulation as well is specified and performed ac sweep analysis with the frequency range from 10Hz to 1MHz. Simulation output and experimental results of the dc PSRR parameters in operating temperature range are given in Table 1. As can be seen, the goal of a 10% match between the simulation model and the actual device was achieved.

**Table 3.** Comparison between simulation results of the PSRR and the measured results

№	Parameter	$T_{min} = 25^{\circ}C$		$T_{max} = 85^{\circ}C$		Temperature drift for $\Delta T = 60^{\circ}C$	
		meas.	sim.	meas.	sim.	meas.	sim.
1.	$PSRR_{DC}^{+}$	115V/mV	107V/mV	16,2V/mV	17,1V/mV	$\delta_{PSR^{+}} = 1,43\%/^{\circ}C$	$\delta_{PSR^{+}} = 1,4\%/^{\circ}C$
2.	$PSRR_{DC}^{-}$	210V/mV	196V/mV	44,2V/mV	40,5V/mV	$\delta_{PSR^{-}} = 1,32\%/^{\circ}C$	$\delta_{PSR^{-}} = 1,34\%/^{\circ}C$

#### 4. CONCLUSIONS

This paper presents developments of improved SPICE macromodels of instrumentation amplifier aimed at simulating the power supply rejection ratio versus frequency. The equivalent circuits of existing macromodels have been modified by adding new elements and frequency (temperature) shaping stages. The efficiency of the macromodels was proved by comparison of simulation results and data sheet parameters of the integrated instrumentation amplifiers AD8221 and INA114. The macromodels developed has been implemented as subcircuits, and the structure of there netlist confirm to the SPICE format. Despite the addition all these new features, the macromodel's simulation speed and computer resources needed are still equal to those of the SPICE standard libraries models. However, other in-amps, especially those using different topologies or technologies, may well exhibit different PSRR as a function of frequency. These matters are subject of further research.

#### 5. REFERENCES

- [1] Boyle, G. R., B.M. Conn, D.O. Pederson and J.E. Solomon, "Macromodelling of integrated circuit operational amplifiers", *IEEE JSSC*, vol. sc-9, No. 6, 1974, pp. 353-363.
- [2] Alexander, M. and D.F. Bowers, "New-Spice compatible op-amp model boosts ac simulation accuracy", *EDN*, pp. 143-154, February 1990.
- [3] Hindi, D. "A SPICE compatible macromodel for CMOS operational amplifiers", National Semiconductor Application Note AN-856, 1992.
- [4] Hu, C. D. Leach and S. Chan, "An improved macromodel for operational amplifiers", *International Journal of Circuit Theory and Applications*, vol. 18, pp. 189-203, 1990.
- [5] Application Note AN 840, "Development of an extensive SPICE macromodel for current-feedback amplifiers", National Semiconductor, August 1995.
- [6] Shoikova, E., I. Pandiev, "Macromodeling of Operational Amplifier's Power Supply Rejection Ratio Effects", *ELECTRONICS - ET'2000*, Conference Proceedings vol. 1, pp. 3-10.
- [7] Biagi, H., R. M. Stitt, B. Baker and S. Baier, "Burr-Brown SPICE based macromodels, rev. F", Texas Instruments, Application Note SBFA009, 2000.
- [8] "PSpice models", OrCAD, <http://www.orcad.com>.
- [9] Aggarwal, S. "An enhanced macromodel for a CMOS operational amplifier for HDL implementation", in *9th International Conference on VLSI Design*, 1996, pp.331-332.
- [10] Noren, K.V. and A. Tarakji, "Macromodeling of operational amplifiers", *IEEE Circuits & Devices Magazine*, Vol.13-5, Sept.1997, pp.8-16.