INTEGRATED ECG-PULSE MEASUREMENT CIRCUIT WITH LOW POWER CONSUMPTION

Eduard Ryabov¹, Vladislav Efimov¹, Johan Hauer²

¹Vladimir State University, Russia, Gorky str., 87, 600000, felex@hotmail.ru
²Fraunhofer Institute for Integrated Circuits, Erlangen, Germany, johann.hauer@iis.fraunhofer.de

In medical instrumentation the demand for small battery wearable measurement and control equipment is still growing. In the field of Electrocardiography 24 hour ECG recorders for medical applications and wireless pulse per minute measurement belts with watch displays for consumer applications are on the market. The discussed solution addresses high precision time measurement between ECG pulses. An integrated circuit was developed which measures the pulse duration with 12 bit resolution. The device includes preamplification, fully integrated bandpass filter, peak detector, time measurement unit and FSK modulator for wireless transmitter. The chip consumes 200uA at 3.3 Volt supply and occupies an area of 2.1 mm² on a 0.35um CMOS DPTM Process with 0.5 mm² core area only.

Keywords: Electrocardiography, Pulse duration, wireless transmission, low power consumption.

1. INTRODUCTION

Electrocardiographic signals show a typical signature with a peak for each heart beat (Fig. 1). For some heart diseases, like arrhythmics, measurement of the duration between two peaks is very important. Using clinical ECG equipment these measurements can be done by calculations on the stored data. Our aim however was to develop a low power pulse duration measurement device which is equipped with short distance wireless transmission. So the user may wear it quite unseen on his body with a receiver in his pocket, his watch or mobile phone for outdoor activities or a computer for indoor patient monitoring.

![Fig. 1. Electrocardiogram](image-url)
Typical ECG-Signal derived from the body by passive electrodes is defined by a maximum amplitude of 5 mVpp overlaid by a low frequency +/- 300 mV body voltage caused by muscle contraction and friction. To separate the peaks from the low frequency component is one of the critical tasks [1]. First we had to decide on the measurement resolution. An analogue decision error can be calculated by equation 1.

\[ t_{err} = \frac{V_{referr}}{S} \]  
(1)

Assuming a typical peak slope S of 15mV/ms for a normalized 0.5 V peak amplified by a factor of 100 and a noise floor on the reference voltage V_{referr} of 5mV the analogue decision error is about \( t_{err} = 0.33 \text{ms} \) (Fig. 2). Based on the expected analogue accuracy we decided on a relaxed resolution of 1 ms for the digital time counter. This is good enough for consumer applications and for most clinical measurements, too. With a 12 bit time counter an ECG pulse time from 15 beats per minute up to more than 200 beats per minute can be evaluated.

![Fig. 2. Analog decision error](image)

Next the measurement bandwidth must be decided. The IEC IEC60601-2-47: „Medical electrical equipment” norm defines a measurement bandwidth of 0.67 Hz to 40 Hz for portable applications. For high precision clinical applications an extended bandwidth of 0.6 to 250 Hz or even 1 kHz is recommended. For our peak detection application a reduced bandwidth of 0.8 Hz up to 20 Hz is quite enough. In this case an additional 50/60Hz power line notch filter is not necessary.

The module will be supplied by a lithium cell with 3.3 Volt and 24 mAh. Supply current for the total measurement module should be less than 1mA to guarantee a 24 hour operation. Fig. 3 shows a block diagram of the module consisting of a master clock generator, the measurement chip and an ASK-Modulator for a 128 kHz low frequency short distance transmission.
2. CHIP ARCHITECTURE

2.1. General structure
One of the main requirements was to integrate as many elements as possible in the device. A block diagram of the IC is shown in Fig 4.

![Block diagram of chip architecture](image)

A differential preamplifier with a gain of 10 is used for acquisition of the signal from the body. The following band pass is implemented with a switched capacitor high pass and a low pass function driven by a non overlapping clock of 500 Hz. The 3 dB-frequency of the high pass is specified with 0.8 Hz and 20 Hz for the low pass [4]. The filtered signal is amplified by the following stage by a factor of 10. The peak detector consists of a comparator function, a digital debounce circuit and a pulse former. Consequent pulses from the peak detector are used to start/stop the 12 bit gate counter. The pulse can be observed at pin R. A 16 bit serial data output frame is formed in the modulator block adding two leading und two trailing bits to the data. The 16 bit data word is transmitted three times for transmission security. FSK-modulated data is available on pin FSK for wireless transmission.

2.2. Operational Amplifier
A new type of operational amplifier RE_OB09 was designed for the application (Fig 5). [2,3]

Simulations show an open loop gain of 55 dB, GBW is 5.2 MHz and phase margin is 570 for a load of 1 pF. The OPAMP is optimized for low noise and low
power. A comparison between the new designed cell and library standard cells given in Table 1.

### Table 1: Noise over supply current

<table>
<thead>
<tr>
<th>OPAMP</th>
<th>Noise @10Hz [nv/SqrtHz]</th>
<th>IDD [uA]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard OP</td>
<td>550</td>
<td>100</td>
</tr>
<tr>
<td>LowNoise OP</td>
<td>100</td>
<td>290</td>
</tr>
<tr>
<td>Wideband OP</td>
<td>150</td>
<td>1500</td>
</tr>
<tr>
<td>RE_OP09</td>
<td>426</td>
<td>16</td>
</tr>
</tbody>
</table>

### 3. Simulation and Measurement Results

Fig. 6 shows the simulated bandwidth of the differential amplifier. Gain is 20.9 dB. The 3 dB frequency is 60 kHz and the power consumption is 50 uA. For the following SC- band pass filter a 3 dB frequency of 0.8 Hz was measured for the lower band and 11 Hz for the upper band. Figure 7 shows measured results for a square wave test signal of 1Hz at the differential input.

The lower curve (3) is measured at the output of the second amplifier, the middle curve (1) is the pulseoutput R of the peak detector and the upper curve (2) shows the burst of the 16 bit data word at pin SER transmitted 3 times. Figure 8 shows the data start peak R (1) for the measurement, the serial data (2) from the last measurement cycle and the FSK modulated output (3).
Fig. 6: Frequency response of preamplifier

Fig. 7: Measured output for 1 Hz input signal

Fig. 8: Diagrams for serial and FSK modulated data

Fig. 9. The layout of IC.

<table>
<thead>
<tr>
<th>Heartbeat [beats/min]</th>
<th>Pulse [s]</th>
<th>Serial Data [digits]</th>
<th>Error [digit]</th>
</tr>
</thead>
<tbody>
<tr>
<td>54.5</td>
<td>1.1 s</td>
<td>1096</td>
<td>- 4</td>
</tr>
<tr>
<td>60.0</td>
<td>1.0 s</td>
<td>1000</td>
<td>0</td>
</tr>
<tr>
<td>66.6</td>
<td>0.9 s</td>
<td>902</td>
<td>+ 2</td>
</tr>
<tr>
<td>75.0</td>
<td>0.8 s</td>
<td>798</td>
<td>- 2</td>
</tr>
<tr>
<td>85.7</td>
<td>0.7 s</td>
<td>702</td>
<td>+ 2</td>
</tr>
</tbody>
</table>

Table 2: Measured serial data output

From the measured serial data stream for different pulse signals with fixed frequency a total error of less than +/-5 ms (=digits) can be expected.

4. CHIP DESIGN

The device is implemented on a 0.35um DPTM CMOS process. Analogue and mixed signal simulations are done with SPECTRE. The layout is shown in figure 9. Chip size is 1.4mm x 1.5mm.

5. CONCLUSION

A pulse measurement unit for electrocardiographic applications was developed, integrated and evaluated. A new operational amplifier was developed with a good noise performance and low power consumption. A fully integrated switched capacitor
high pass filter with a 3 dB frequency of 0.8Hz @ 500 Hz clock frequency was used to remove the low frequency signals.

6. REFERENCES


