

METHODS FOR COMPUTING HARMONIC DISTORTION IN LOW FREQUENCY POWER AMPLIFIER

¹Adrian Virgil Craciun, ²Delia Ungureanu, ³Dominic Mircea Kristaly

¹Department of Electronics and Computers, University *Transilvania* of Brasov,
Bd. Eroilor nr.29, 500036 Braşov - Romania, phone/fax +40 268 474718, craciun@vega.unitbv.ro

^{2,3}Automatics Department, "Transilvania" University of Brasov, M.Viteazu Street, no.5, 500174,
Brasov, Romania, phone/fax: +40 0268 418836, delia@deltanet.ro, kdominic@vision-systems.ro

This paper presents few different methods for computing the nonlinear distortion of an amplifier and compares each other, in order to find the simpler one that gives an acceptable precision. An approximate method for computing the amplifier distortion is introduced. The method is based on the five-point distortion analysis and allows the designer to identify the most important low frequency power amplifier elements from the distortion point of view. This method, implemented as an Excel spreadsheet, considers almost all the dependencies in the circuit and proposes some design strategies that reduces the total harmonic distortion factor.

Keywords: Harmonic Distortion, Power Amplifier.

1. INTRODUCTION

The harmonic distortion is one quality parameter of the amplifiers. To improve the THD factor, the power amplifier is studied in order to determine the modification that should be made in the design.


In this paper the three stages power amplifier was considered [3]. The driver stage, a large signal common emitter voltage amplifier, determines the nonlinear or harmonic distortions of the whole circuit, because the transconductance curve of the transistor is nonlinear for large signals. The negative feedback reduces significantly the THD.

Few different methods for computing the nonlinear distortion of the amplifier are presented and compared each other:

- the theoretical determination of harmonic distortion factor for the large signal common emitter stage, based on the exponential relationship between the collector current and the base-emitter voltage of the bipolar junction transistor (BJT);
- the five-point distortion analysis, developed by the author, used to determine the second, the third and the fourth harmonic distortion factor for a given wave shape;
- the Fourier analysis as part of the simulation process used to determine different harmonic distortion factors and the total harmonic distortion THD factor.

2. THE HARMONIC DISTORTION OF THE COMMON EMITTER STAGE

One of the simpler approaches is to estimate the harmonic distortion of the common emitter (CE) driver stage starting from the exponential characteristic of the BJT.

Fig.1. The simpler common-emitter stage for *npn* BJT.

For a sine input voltage with U_{BE_p} peak voltage, the BJT saturation current I_S , and the thermal voltage U_T (25 mV at 290 K), the exponential equation of the collector current can be approximated by keeping the first two terms of the Taylor series:

$$i_C = I_S \exp \frac{u_{BE}}{U_T} = I_C \exp \frac{u_{be}}{U_T} \cong I_C \left[1 + \frac{u_{be}}{U_T} + \frac{1}{2!} \left(\frac{u_{be}}{U_T} \right)^2 \right] \quad (1)$$

Replacing the sine input voltage in (1), the second harmonic distortion factor of the collector current can be computed:

$$HD_2 = \frac{I_{c2}}{I_{c1}} = \frac{U_{be_p}}{4 \cdot U_T} \quad (2)$$

If one considers the third term of the Taylor series, the 2nd and the 3rd harmonic distortion factors and the total harmonic distortion factor can be computed:

$$HD_2 = \frac{U_{be_p}}{4 \cdot U_T} \frac{1}{1 + \frac{1}{8} \left(\frac{U_{be_p}}{U_T} \right)^2}, \quad HD_3 = \frac{1}{24} \left(\frac{U_{be_p}}{U_T} \right)^2 \frac{1}{1 + \frac{1}{8} \left(\frac{U_{be_p}}{U_T} \right)^2} \quad (3)$$

$$THD \cong \sqrt{HD_2^2 + HD_3^2}. \quad (4)$$

The *THD* factor is slightly less than the *HD2* factor approximated by equation (2).

$$THD \cong HD_2 \cong \frac{U_{be_p}}{4 \cdot U_T}. \quad (5)$$

One can see that this factor depends on the peak base-emitter voltage, and the result can be very simple expressed: The harmonic distortion factor in percent equals to the base-emitter voltage amplitude expressed in millivolts.

3. THE SIMPLER METHOD TO COMPUTE THE POWER AMPLIFIER DISTORTION

The procedure proposed to compute the *THD* factor for the power amplifier consists on the following steps:

- determine the driver stage current limits for the nominal output,
- compute the base-emitter voltage amplitude and the *THD* factor for the driver stage, this can be considered to be the distortion factor of the open loop amplifier,

- compute the amount of feedback and the distortion factor of the closed loop amplifier.

In order to keep the calculus simpler some approximations are considered:

- all the harmonics of the signal are considered to be in phase, that means all the capacitive effects are disregarded, the coupling and bypass capacitors are considered to be short-circuits and the internal capacitances of the transistors are neglected (considered to be open-circuits);
- all the harmonic distortion are considered to be introduced by the driver stage only, the preamplifier and the final stage distortion are neglected (their distortion being much lower);
- the simplified large signal π -hybrid model was considered for the transistors with its parameters determined in the same manner than for the small signal equivalent circuit, e.g. small variations around the peak value of the signal were considered.

The last approximation is not a usual one and it will be confirmed by simulation.

The limits for the driver stage current, I_{Cmax} and I_{Cmin} , are computed considering the peak values of the output voltage for the nominal power in the nominal load, [2]. The output voltage is considered to be a sine one because the THD factor for the closed-loop amplifier is reduced to a very low value by the feedback. To determine the driver input voltage limits the simplified schematics in figure 1b) can be used. The output resistance of the driver transistor is considered because the driver operates for large voltage variations.

From the driver stage equations:

$$i'_C = I_S \exp \frac{u_{BE}}{U_T}, \quad r_o = \frac{U_A}{i_C} \quad (6)$$

with U_A being the transistor Early voltage, one can compute the internal current i'_C :

$$i'_C = i_C - \frac{u_{CE}}{r_o} = \frac{i_C}{1 + \frac{u_{CE}}{U_A}} \quad (7)$$

where u_{CE} is the driver output voltage.

The nominal base-emitter voltage amplitude can be derived from the internal current limits:

$$\frac{I'_{Cmax}}{I'_{Cmin}} = \exp \frac{\Delta u_{BEmax}}{U_T}, \quad (8)$$

$$U_{be_p} \cong \frac{\Delta u_{BEmax}}{2} = \frac{U_T}{2} \ln \frac{I'_{Cmax}}{I'_{Cmin}}. \quad (9)$$

The result of (9) gives the peak value of the nominal base-emitter voltage of the driver stage; equation (5) gave the THD factor of the driver current which can be considered to be the open-loop THD factor. The closed-loop amplifier THD factor is reduced by the amount of feedback:

$$THD_f = \frac{THD}{1+T} = \frac{THD}{1+ab}, \quad (10)$$

where T is the loop gain, a and b are the open-loop gain and the feedback factor, respectively.

In order to reduce the distortion factor some condition should be met:

- the maximum to minimum current ratio in the driver stage transistor should be reduced; for example if I_{Cmax} is twice I_{Cmin} , then from (9) the base-emitter voltage amplitude is 8.6 mV and from (5) the THD is 8.6% approximately;
- the amount of feedback should be increased, usually by increasing the open-loop gain, the feedback factor being imposed by the input and output project data.

The first condition can be fulfilled by increasing the bias current in the driver stage transistor; for a passive load the resistor in the transistor collector should be reduced. On the other hand greater the current greater the power dissipated in the transistor. A good compromise should be a dc current at least twice the minimum necessary.

Increasing the amount of feedback will enhance most of the parameters of the amplifier, including THD. In order to do this, the current gain in the final stage of the amplifier should be increased (by utilizing the Darlington transistors in the final stage) and the bootstrap configuration or of a current mirror should be utilized as a driver stage load; both these conduct to the increase of the driver load resistance and the driver stage voltage gain. On the other hand, a too great amount of feedback will reduce the stability of the whole amplifier and will be more difficult to compensate.

4. THE FIVE POINTS METHOD




Fig.2. The transfer characteristics of the driver stage.

This method is based on the transfer characteristic $i_{C2} = f(u_G)$, i_{C2} is the driver transistor current and u_G is the input generator voltage. This characteristic is plotted considering few points for the nominal regime, points that should include the limits of the current. The precision of the characteristic increases with the number of points, but the calculus volume increases also. Seven points are the better choice, but at least five points can be used. The five points are given by the collector currents computed for load currents from $-I_{o_p}$ to I_{o_p} in steps of $I_{o_p}/3$.

The proposed method is based on harmonic analysis and utilizes the transfer characteristics. The $U_{Gm} \dots U_{GM}$ interval is divided in 4 equal parts. The 5 points on the axis gave 5 collector currents that will be labeled as in figure 2.

For a sine generator voltage:

$$u_g = U_{g_p} \cos \omega t, \quad (11)$$

The phases for the 5 points are: $-\pi/2, -\pi/4, 0, +\pi/2, +\pi/2$ respectively. Considering the dc component, the fundamental and the first 3 harmonics of the signal, the driver transistor collector current is:

$$i_C = I_{C0} + I_{c1} \cos \omega t + I_{c2} \cos 2\omega t + I_{c3} \cos 3\omega t + I_{c4} \cos 4\omega t \quad (12)$$

Five equations can be write for the five phases that corresponds to the 5 points on the current axis. The 5 equations system is solved for the 5 harmonic components of the collector current. The results are:

$$\begin{aligned} I_{c0} &= \frac{I_{CM} + I_{Cm} + 2 \cdot (I_C' + I_C'')}{6} \\ I_{c1} &= \frac{I_{CM} - I_{Cm} + I_C' - I_C''}{3} \\ I_{c2} &= \frac{0,5 \cdot (I_{CM} + I_{Cm}) - I_C}{2} \\ I_{c3} &= \frac{I_{CM} - I_{Cm} - 2 \cdot (I_C' - I_C'')}{6} \\ I_{c4} &= \frac{I_{CM} + I_{Cm} - 4 \cdot (I_C' + I_C'') + 6 \cdot I_C}{12} \end{aligned} \quad (13)$$

With the harmonic components, the harmonic distortion factors can be determined:

$$DH_2 = \frac{I_{c2}}{I_{c1}}, DH_3 = \frac{I_{c3}}{I_{c1}}, DH_4 = \frac{I_{c4}}{I_{c1}} \quad (14)$$

To compute the closed loop distortion factors the previous results are divided by the amount of feedback. The amount of feedback is not a constant value, it depends on different factors such is the output signal level. The worst case analysis utilizes the minimum value T_m and the THD factor for the open-loop amplifier can be computed:

$$THD_f = \sqrt{\sum_{i=2}^4 \left(\frac{DH_i}{1 + T_m} \right)}. \quad (15)$$

Based on this method an Excel workbook was developed for computing the distortion factors. Some of the formulas used to design the power amplifier are given in [3]. A print-shot of the worksheet is given in fig. 3.

The driver transfer characteristics plot can be seen in the down-left corner. On the right of this plot the harmonic distortion are computed with the proposed method for: the driver collector current, base current and the base-emitter voltage. The row labeled

$\delta(\%)$ contains the result of the 5 point analysis. In the row labeled with $\delta_2(\%)$ the 3 points analysis results are computed; that method was not presented in this paper.




Fig. 3. The Excel workbook that computes the harmonic distortion (40 W / 8 ohm amplifier).

5. SIMULATION WITH SPICE

In order to validate the results of the proposed method, the SPICE simulation was used. Based on an example, the results were compared with the simulation results and the differences can be considered acceptable: the driver collector current distortions are: computed with the simplified method 18.5%, simulated 16% and computed with the 5 points analysis 12.3%.

The THD computed factor is less than 2% and the simulated one is 1.2%

6. CONCLUSIONS

This paper proposes an approximate method for computing the amplifier distortion. The method is based on the five-point distortion analysis and it allows the designer to identify the most important low frequency power amplifier elements from the distortion point of view. This method, implemented as an Excel spreadsheet, considers almost all the dependencies in the circuit and proposes some design strategies that reduces the total harmonic distortion factor.

7. REFERENCES

- [1] Sedra A., Smith K., *Microelectronic Circuits*, 2nd Edition, CBS College Publ. 1987; 4th Edition, Oxford University Press, 1998.
- [2] Craciun A.V., *Electronic Devices and Circuits - Electronic Devices and Applications* (in romanian – *Dispozitive si circuite electronice, Dispozitive electronice si aplicatii*), Ed. Universitatii Transilvania Brasov, 2003.
- [3] Craciun A.V., S.A. Moraru, A. Pelcz, L. Perniu, *Computer Based Design of a Low Frequency Power Amplifier*, Proceedings of the ELECTRONICS ET'2004 Conference, Technical University of Sofia, 22-24 September 2004, Sozopol, Bulgaria.