# MULTIPLYING DIGITAL-TO-ANALOG CONVERTER MACROMODELS DEVELOPMENT 

Ivailo Milanov Pandiev<br>Department of Electronics, Technical University of Sofia, Kliment Ohridski Street No 8, 1000<br>Sofia, Bulgaria, phone: +359 02965 2620, e-mail: ipandiev@tu-sofia.bg

Keywords: Digital-to-Analog Converter, Simplification and build-up methods, PSpice simulation, macromodels


#### Abstract

This paper discusses the design of Spice-based macromodels for current output multiplying Digital-to-Analog Converter (DACs). Implementation of the macromodel is based on simplifycation and build-up methods. The structure of the equivalent circuits consists of $R-2 R$ ladder, voltage-controlled switches, ideal sources represent input (output) leakage currents, and capacitors reflect input and output capacitance. This configuration, with a suitable choice of technologies and elements, accurately models width range of multiplying Digital-to-Analog Converters using current-scaling architecture. The macromodel presented here reflects the full functional and logical behavior of the real devices. The model represents static and dynamic modes of operation and the corresponding parameters: gain error, output (input) leakage current, current settling time, bandwidth, feedthrough attenuation ratio, input resistance, output capacitance, digital input high and low threshold voltages and power dissipation in a quiescent state. The macromodel are not yet capable of simulating thermal effects, noise, parametric variation (the model do not include Monte Carlo parameters so statistical analysis of circuit performance due to lot and device variation is not available), parasitic effects of device package, etc.


## 1. INTRODUCTION

The ability to convert digital signals to analog and vise versa is very important in signal processing. In the Digital-to-Analog Converters (DACs) digital words are applied to the its input to create from a reference voltage an analog output signal that is a representation of the digital word.

DACs are widely used in communication, instrumentation and medical systems to modify the dynamic range of a signal. They can be found in, e.g. programmable amplifiers, attenuators, waveform generators, programmable filters, oscillators, etc.

Many techniques have been used to implement DACs. In the contemporary electronic systems to design DACs there are three approaches that are compatible with integrated circuits technologies. These methods are current-scaling, voltagescaling and charge-scaling [5, 8]. Current-scaling is widely used with BJT and MOS technology, whereas voltage- and charge- scaling are only for MOS technology.

Today the leading companies (Analog Devices [6], Maxim/Dallas Semiconductor [9], Texas Instruments [10], etc.) offer a variety of 8 -bit to 16 -bit current output DACs with serial and parallel interface. The Spice-based libraries overview shows the lack of macromodels for DACs in the professional ECAD systems. EDA OrCAD PSpice only provides two primitives to model analog-to-digital and digital-to-analog converters [3]. These two primitives simplify the modeling of these complex mixedsignal devices. The DAC primitive is a zero impedance voltage source from output
node to ground and a resistance between reference node and ground is $1 / \mathrm{GMIN}$. This
 primitive represent only an ideal transfer function and typical value of switching time. In response of these problems the author proposes Spice-compatible macromodel for the circuit output multiplying DAC. The new macromodel accurately predict dc, ac, and transient performance behavior.

## 2. MACROMODEL DEVELOPMENT

The macromodel has been developed using two basic macromodeling techniques: simplification and built-up [1]. In the simplification techniques, representative portions of DAC are successively simplified by using simple ideal elements to reduce numerous real elements. In the built-up technique, a circuit configuration composed of ideal elements (voltage or current sources, resistors capacitors, etc) is proposed two meet certain electrical characteristics without necessary resembling a portion of an actual DAC circuit configuration.

The DAC used as an example of this paper is AD7533 IC [7]. This is a standard 10-bit 4-quadrant multiplying DAC integrated circuit manufactured using an advanced thin-film-on-monolithic CMOS wafer fabrication process. It contains R-2R
ladder and ten CMOS current switches on a monolithic chip. Most applications with AD7533 require an output operational amplifier.

The equivalent circuit of the proposed macromodel are shown in Fig. 1. The configuration, with a suitable choice of technologies and elements, accurately models width range of multiplying 4 -quadrant Digital-to-Analog Converters using those architectures. For a given DAC, the macromodel provide an essentially pin-for-pin correspondence with real device, and accurately represents all functional and logical behavioral of the ICs, including dc and ac performance.

In the macromodel an inverted R-2R ladder structure is used - that is, binary weighed currents are switched between the $I_{\text {out }}$ and $I_{\text {out } 2}$ bus lines, thus maintaining a constant current in each ladder leg independent of the switch state. In the circuit each CMOS current switch is presented with a two voltage-controlled switches labeled respectively with $A$ and $B$. If the $i$ th bit is 1 each switch from section $A$ is connected to out 1 ("ON") and each switch from section $B$ is connected to out 2 ("ON") if the $i$ th bit is 0 . Obviously, the current from first leg $\left(I_{1}\right)$ is equal to Vref $/ 2 R$. The circuits $I_{1}, I_{2}, I_{3}, \ldots, I_{n}$ are binary-weighted and given as

$$
\begin{equation*}
I_{1}=2 I_{2}=4 I_{4}=\ldots=2^{n-1} I_{n-1} \text {, where } n \text { is a resolution of the DAC. } \tag{1}
\end{equation*}
$$

Thus, the output current of the R-2R DAC of the Fig. 1 is given by

$$
\begin{equation*}
I_{\text {out } 1}=\frac{1}{R} \frac{U_{\text {ref }}}{2^{n}} N \tag{2}
\end{equation*}
$$

where

$$
\begin{equation*}
N=\text { Bit } n+2 \cdot \text { Bit }(n-1)+\ldots+2^{n-2} \cdot \text { Bit } 2+2^{n-1} \cdot \text {.Bit } 1-\text { digital word } . \tag{3}
\end{equation*}
$$

For the AD7533 model $n=10$ then Eq. 3 is modified as

$$
N=\operatorname{Bit} 10+2 \cdot B i t 9+2^{2} \cdot \cdot B i t 8+\ldots+2^{7} \cdot B i t 7+2^{8} \cdot B i t 2+2^{9} \cdot B i t 1 .
$$

According to the datasheet of the AD7533 [7] the resistors from R-2R ladder structure is $R_{11}=R_{12}=\ldots=R_{19}=R=10 \mathrm{k} \Omega$ and $R_{20}=R_{21}=\ldots=R_{30}=2 R=20 \mathrm{k} \Omega$.

To convert output current to voltage in addition of the DAC macromodel is necessary to connect output operational amplifier. In Fig. 2 is shown data converter with the output JFET op amp AD712 connected as current to voltage converter.


Fig. 2. DAC model AD7533 with output JFET op amp AD712. AD7533 DAC model is presented as a hierarchical block HB_AD7533. Thus, the output voltage of the amplifier can be expressed as

$$
\begin{equation*}
U_{\text {out }}=-\frac{R_{F B}}{R} \frac{N}{2^{10}} U_{\text {ref }}, \tag{4}
\end{equation*}
$$

where $R_{F B}=10 \mathrm{k} \Omega$ is a feedback resistor defining scaling factor of the circuit [7].

The "ON" resistances
of the real switches of the IC are modeled by the RON parameters of the voltagecontrolled switches of the macromodel. According to the data sheets the "ON" resistances are binary scaled so the voltage drop across each switch is the same. Switch $S 1 A(S 1 B)$ of Fig. 1 was designed for an "ON" resistance of $20 \Omega$, switch $S 2 A(S 2 B)$ for $40 \Omega$, and so on. If the reference input is 10 V , the current through switch $S 1 A(S 1 B)$ is $0,5 \mathrm{~mA}$, the current through $S 2 A(S 2 B)$ is $0,25 \mathrm{~mA}$, and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal if the binary weighted current division property of the ladder is to be maintained.

When all switches from section $A$ are "OFF" (all digital inputs are LOW) there also is some penetration of the input analog signal $U_{\text {ref }}$ towards the circuit output through the switches. Feedthrough attenuation $(F A)$ is the ratio of the output signal to the input signal in percents when all switches from section $A$ are "OFF" [2, 4]. In the equivalent circuit the $F A$ is modeled with the ROFF parameters of the switches from section $A$. The numerical value of ROFF can be calculated with:

$$
\begin{equation*}
R O F F=\frac{R_{F B}-R \cdot F A}{F A}, \tag{5}
\end{equation*}
$$

where $F A$ is a feedthrough attenuation for a given frequency of the input signal and $R$ is resistance from R-2R ladder structure.

According to equation (5) the value of ROFF (Fig. 1) for AD7533 are $20 M \Omega$ at $F A=500.10^{-6}(0,05 \%), U_{\text {ref }}=10 \mathrm{~V}, f_{\text {ref }}=100 \mathrm{kHz}$ (sine wave), and $R=10 \mathrm{k} \Omega$. The "OFF" resistances are binary scaled so the voltage drop across each switch is the same. Switch $S 1 A(S 1 B)$ of Fig. 1 was designed for an "OFF" resistance of $40 M \Omega$, switch $S 2 A(S 2 B)$ for $80 M \Omega$, and so on.

An important enhancement to the proposed DAC macromodel is the ability to realistically present leakage current $I_{\text {Leakage }}$ of the circuit. This current appears on out 1 terminal when all digital inputs LOW or on out 2 terminal when all inputs are HIGH. To aid this task, the DAC macromodel includes ideal current sources $I_{L 1}$ to $I_{L 10}$ connect in parallel to each leg of the R-2R ladder and two sources $I_{\text {Lout } 1}$ and $I_{\text {Lour } 2}$ connected to the out 1 and out 2 terminals. The values of $I_{\text {Lout } 1}=50 \mathrm{nA}$ and $I_{\text {Lout } 2}=50 \mathrm{nA}$ are obtained from the specifications [7] of the real IC. The current sources from $I_{L 1}$ to $I_{L 10}$ be chosen equal to -5 nA . Then the output leakage currents can be expressed as

$$
\begin{equation*}
I_{\text {Leadagel }}=I_{\text {Lourt } 1}+\sum_{i=1}^{10} I_{L i} \tag{6a}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{\text {Leatage } 2}=I_{\text {Lour } 2}+\sum_{i=1}^{10} I_{L i} \text {. } \tag{6b}
\end{equation*}
$$

Thus, when all digital inputs are HIGH the output leakage current $I_{\text {Leatagel }}=I_{\text {Lout1 } 1}+\sum_{i=1}^{10} I_{\text {Li }}=50.10^{-9}+\left(-50.10^{-9}\right)$ in terminal out 1 will be zero and the current in terminal out 2 will $I_{\text {Leatage2 }}=I_{\text {Lout } 2}=50.10^{-9} \mathrm{~A}$ (current sources $I_{L 1} \ldots I_{L 10}$ are not connected to out 2 when all digital inputs are HIGH).

The settling time is the period for the output function of the DAC to settle to within $\frac{1}{2} L S B$ for a given digital input stimulus. In AD7533 IC the main factors affecting the settling time are two. The first one is the time constant $\tau \geq(R O N+R) \cdot\left(C_{k}+C_{\text {out } 1}\right)$, where $C_{k}$ is the internal feedback capacitor and $C_{\text {out }}$ is the output capacitance (capacity from out 1 to ground). The second factor is the maximum slew rate which can be received by the output amplifier connected as current to voltage converter.

According to the data sheets of the AD7533 when all inputs are HIGH the maximum output capacity from out 1 to ground is $C_{o u t 1}=100 \mathrm{pF}$ and from out 2 is $C_{\text {out } 2}=35 \mathrm{pF}$. The output capacitances of the modeled DAC is provided by ideal capacitors $C_{o 1}$ to $C_{o 10}$ connected parallel to each leg of the ladder and two capacitors $C_{\text {ol1 }}$ and $C_{o 12}$ connected to the out 1 and out 2 terminals. The values of $C_{o 11}=35 \mathrm{pF}$ and $C_{o 12}=35 \mathrm{pF}$ are obtained from the electrical specifications of the integrated circuit [7]. The capacitors $C_{o 1}$ to $C_{o 10}$ be chosen equal to $6,5 \mathrm{pF}$. Thus, when all digital inputs are HIGH the output capacitance in terminal out 1 is

$$
\begin{equation*}
C_{\text {out1 }}=C_{o 11}+\sum_{i=1}^{10} C_{0 i}=35.10^{-12}+65.10^{-12}=100 \mathrm{pF} \tag{7a}
\end{equation*}
$$

and the capacitance in terminal out 2 is

$$
\begin{equation*}
C_{\text {out } 2}=C_{\text {ol1 }}=35 \mathrm{pF} . \tag{7b}
\end{equation*}
$$

The bandwidth ( $B W_{0,7}$ ) and $F A$ versus frequency of the DAC is produced with the internal feedback capacitor $C_{k}$ connected between Vref and out 1 of the equivalent circuit. The numerical value of $C_{k}$ can be calculated with:

$$
\begin{equation*}
C_{k}=\frac{1}{2 \pi B W_{0,7} 2 R} . \tag{8}
\end{equation*}
$$

The controlling circuit of the DAC is modeled with voltage-controlled switches $S 1 A(S 1 B)$ to $S 10 A(S 10 B)$, ten ideal current sources Iin 1 to Iin 10 mimic the input leakage currents and ten capacitors Cin1 to Cin 10 presents input capacitances. The input high and low voltages are modeled by parameters VON (control voltage for "ON" state) and VOFF (control voltage for "OFF" state) of the switches. In the proposed macromodel the digital control inputs are TLL/CMOS compatible. The numerical values of the VON and VOFF parameters are obtained from the datasheet of the real IC.

To model the actual de power dissipation of a DAC, a resistor $R_{P}$ is introduced into the macromodel. For the circuit of Fig. 1, in a quiescent state, the power dissipation is $U_{D D}=I_{D D} R_{P}$. The necessary value of $R_{P}$ to produce this dissipation depends on supply voltage $U_{D D}$ and maximum quiescent current $I_{D D}$ when all digital inputs are LOW or HIGH. The ideal diode $D_{p}$ connected between VDD node and ground mimics the behavior of the macromodel if the polarity of the supply voltages is changed.

## 3. CONCLUSIONS

In this paper, new macromodel of the current output multiplying DACs is proposed. The macromodel make it possible to simulate electronic circuits (for example programmable amplifiers, filters, waveform generator, etc.) including DACs without significant increasing of simulation time and computer resources. In the process of implementation of the model are applied simplification and build-up methods. The developed equivalent circuit of the new macromodel, with suitable choice of elements and parameters, can be realistically models a broad class of Data Converters using current-scaling architecture. The macromodel presented are accurate enough for general circuit analysis and model the most important DAC transient, dc and ac characteristics and the corresponding parameters: gain error, output (input) leakage current, output current settling time, bandwidth, feedthough attenuation ratio, input resistance, input/output capacitance, digital input high (low) threshold voltages and power dissipation in a quiescent state.

## ACKNOWLEDGMENT

The author would like to thank Prof. Dr. Lila Donevska and Prof. Dr. Dimiter Stamenov for their useful suggestions and comments.

## 4. REFERENCES

[1] Шойкова, Е., И. Пандиев, PSpice макромодели на опрацุионни усилватели, С., ТУСофия, 2000.
[2] Shoikova, E., I. Pandiev, Commercial Sample/Track - and - Hold Amplifier Macromodels Development, ELECTRONICS‘ 2003, 24-26 Sept. 2003, book 3, pp. 84-90.
[3] OrCAD PSpice User's Guide, OrCAD, 1998.
[4] Tietze, V., Ch. Schenck, Halbleiter - Schaltungstechnick. 10 Auflage, Spring-Verlag, 1994.
[5] Analog Devices, Designers' Reference Manual, 2003, http://www.analog.com.
[6] Analog Devices, Precision Converters, The Analog Devices Solutions Bulletin, March 2004, http://www.analog.com/bulletins/PreciseConverters.
[7] CMOS 10-bit Multiplying DAC AD7533, Analog Devices, 2003.
[8] Geiger, R., P. Allen, N. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill, 1994.
[9] http://www.maxim-ic.com/ADCDACRef.cfm. Maxim/Dallas Semiconductor, Data Converters.
[10] http://focus.ti.com/analog/docs/analogprodhome.tsp?familyId=392\&templateId=4, Texas Instruments, Digital to Analog Converters.

