COMPUTER BASED DESIGN OF
A LOW FREQUENCY POWER AMPLIFIER

Assoc. Prof. Dr. Adrian V. CRĂCIUN, Assoc. Prof. Dr. Sorin A. MORARU,
MSc.Drd.Eng. Adrian PELCZ, Senior Lecturer Drd.Eng. Liviu PERNIU

Department of Electronics and Computers, University Transilvania of Brasov,
Bd. Eroilor nr.29, 500036 Brașov - Romania, phone/fax +40 268 474718,
e-mail: craciun@vega.unitbv.ro; smoraru@vision-systems.ro

Keywords: Power Amplifier Design, Excel Workbooks, Power Transistors
Selection and Models.

This paper presents a computer-based design method for a low frequency power amplifier. This design method is based on an Excel workbook and is utilized basically for verifying the projects of the electrical engineering students, at the discipline "Electronic Devices and Circuits". The typical case is considered for the device values and characteristics in order to focus the student attention on the functioning principles. The basic calculus for each project can be found on one line of the first worksheet. A simplified analysis of the transistor characteristics was implemented (for the usually power transistors) and some systematic procedures for choosing the transistors were developed. Advanced calculations, about the harmonic distortion and frequency analysis, are made in the second worksheet.

1. INTRODUCTION

The project theme for the electrical engineering students is to design an audio power amplifier for certain specifications: the nominal output power ($P_{on} = 5...80$W), the load resistance ($R_L = 3...10\Omega$), the lower and upper 3-dB frequencies, the total harmonic distortion factor (THD) and the maximum ambient temperature (Ta). The intervals for the input sensitivity and for the input resistance are also known.

A three stages classical power amplifier, with the block diagram presented in figure 1, was considered. The class AB final stage (FS) is implemented with a complementary pair of power (or power Darlington) transistors, connected as emitter-followers and biased by a $V_{BE}$ multiplier (VS). The driver stage (DS), a class A, large-signal amplifier, consists of a common-emitter transistor. A simple one transistor input stage (IS) has been considered in this paper. The overall negative feedback (NF) determines the voltage gain value and reduces significantly the THD factor.

![Diagram of the power amplifier]

Figure 1.
2. THE CIRCUIT AND THE DESIGN PROCEDURE

Figure 2 presents the schematics of the power amplifier. The high frequency limit is determined by C3; this compensation circuit is very simple, with lack of amplifier performances in the high frequency domain. The high voltage gain in the driver stage is achieved by utilizing the Bootstrap connection at the final stage input.

For the design, the typical component parameters were considered, in order to focus the student attention on the working principles of the circuit. Later on, the top students can made the worst case analysis as in the real life design procedures.

Considering the specifications given for the project, the design must be conducted from the final stage through the input stage.

2.1 Choosing the final transistors - theory

The first goal is to find a systematic method for choosing the final transistors of the amplifier. When selecting the final stage transistors, the voltage, current and power ratings of the power transistor are used. The nominal peak output voltage and current, $V_{op}$ and $I_{op}$, and the power supply voltage $V_{CC}$ are:

$$P_{on} = \frac{V_{op}^2}{2R_L}, \quad V_{op} = k_{vn} \frac{V_{CC}}{2}, \quad V_{CC} = \frac{\sqrt{8P_{on}R_L}}{k_{vn}} \quad \text{and} \quad I_{op} = \frac{V_{op}}{R_L}. \quad (1)$$

The maximum power dissipated in one transistor of the final stage is [1]:

$$P_{dF \ max} = \frac{2}{\pi^2} \frac{(V_{CC}/2)^2}{2R_L} \approx 0.2P_{o \ max}, \quad \text{for} \quad \frac{\partial P_{dF}}{\partial V_{op}} = 0, \quad (2)$$

where $P_{o \ max}$ is the maximum output power (theoretical value, for a sine wave).

The theoretical conditions for choosing the final stage transistors are:

$$V_{CE0} > V_{CC}, \quad I_{CM} > I_{op}, \quad P_{\ tot} > P_{dF \ max}, \quad (3)$$
where the quantities written by normal letters (not italic) are the maximum ratings taken from the transistor data-sheet. The total power for a transistor ($P_{tot}$) has only a theoretical meaning, in practice a more reduced value should be considered in order to have a normal heatsink. This value can not be found directly because it depends on electrical, mechanical and thermal quantities. In order to choose the transistors algorithmically, this reduced power should be found (for typical conditions).

### 2.2 The maximum power dissipation of a power transistor

In equipment, the maximum power dissipation of a transistor is limited by the thermal resistance junction-heatsink plus thermal resistance heatsink-ambient and not only by the thermal resistance junction-case (as indicated by $P_{tot}$).

The very best which can be achieved with direct mounting of TO-220 case is about 0.8°C/W with thermal grease. When an isolation layer is used between the package and heatsink the thermal resistance will depend on the desired insulation properties; for mica thickness of 50 to 100 micrometers the thermal resistance case to heatsink is about 1.5 to 2.3°C/W [2]. For other cases, the case-heatsink thermal resistance was considered to be proportional with the case area $A_c$. The results for different transistor cases are presented in table 1.

#### Table 1

<table>
<thead>
<tr>
<th>Type</th>
<th>Ac</th>
<th>Thermal Resistance</th>
<th>$\Delta T$</th>
<th>$P_d$</th>
<th>$P_{tot}$</th>
<th>$P_{tot}/P_d$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>case example</td>
<td>mm²</td>
<td>j-c</td>
<td>c-hs</td>
<td>hs-a</td>
<td>j-a</td>
</tr>
<tr>
<td>TO-3</td>
<td>2N3055</td>
<td>600</td>
<td>1.5</td>
<td>0.2…0.7…</td>
<td>1.5…3…</td>
<td>3.5…5…</td>
</tr>
<tr>
<td>TO-218</td>
<td>SGSD100</td>
<td>300</td>
<td>1</td>
<td>0.4…1…</td>
<td>1.5…3…</td>
<td>3…5…</td>
</tr>
<tr>
<td>TO-220</td>
<td>BD709</td>
<td>150</td>
<td>1.7</td>
<td>0.8…1.5…</td>
<td>1.5…3…</td>
<td>4…6…</td>
</tr>
<tr>
<td></td>
<td>BDW93</td>
<td></td>
<td>1.6</td>
<td>0.8…1.5…</td>
<td>1.5…3…</td>
<td>4…6…</td>
</tr>
<tr>
<td>TO-126</td>
<td>BD679</td>
<td>75</td>
<td>3.1</td>
<td>1.5…3…</td>
<td>1.5…4…</td>
<td>6…10…</td>
</tr>
<tr>
<td></td>
<td>BD237</td>
<td></td>
<td>5</td>
<td>1.5…3…</td>
<td>1.5…4…</td>
<td>8…12…</td>
</tr>
<tr>
<td></td>
<td>BD139</td>
<td></td>
<td>10</td>
<td>1.5…3…</td>
<td>1.5…4…</td>
<td>8…12…</td>
</tr>
</tbody>
</table>

The normal font size values in the table were considered for (usual conditions):
- an isolation thickness of about 50 micrometers,
- a heatsink made with a 3mm thick 120x120mm² square aluminium sheet (that has around 3°C/W [3]) and
- the maximum ambient temperature $T_a=50$°C.

The other values: the transistor case area $A_c$, the junction-case thermal resistance $R_{th_c-a}$, the maximum junction temperature $T_j$ (that determines the maximum temperature variation $\Delta T$) and the maximum allowable power dissipation $P_{tot}$ were estimated from the transistors data-sheets.

Using table 1, one can extract a rule of thumb: for usual conditions, the maximum power dissipation for a power transistor can be considered to be 1/4 of $P_{tot}$.

### 2.3 Choosing the final transistors in practice

Some simple relationship must be found considering the most important elements only (a first approximation analysis of the final stage). The usual relationships connecting some circuit elements and electrical quantities are:
\[ \frac{R_E}{R_L} = 10^{-1}, \quad \frac{R7}{R6} = 2, \quad \frac{V_{op}}{V_{CC}/2} = k_{vn} = 0.8 \]  

(5)

where \( k_{vn} \) is the voltage supply utilizing coefficient considered for nominal output power \( P_{on} \) (theoretically, the maximum \( k_{vn} \) is 1)

The relationship between the nominal output power and the maximum transistor power dissipation can be found from (1) and (2), for typical \( k_{vn} \):\[ P_{dF \max} \cong 0.2P_{\text{max}} = 0.2 \frac{P_{on}}{k_{vn}^2} \cong 0.31P_{on} \]  

(6)

The power transistors in the final stage can be selected based on (6) and Table 1. The results are presented in the last columns of Table 3.

In order to keep the efficiency of the circuit high and to avoid the utilizing of a heatsink for the pilot transistor, two supplementary conditions regarding the power dissipation in Q2, must be considered:

\[ P_{D2} \leq 0.1P_{un} \quad (\text{for } P_{un} < 10\text{W}) \quad \text{and} \quad P_{D2} \leq 1\text{W} \quad (\text{for a BD139 as } Q2). \]  

(7)

For a two-transistor structure of the final stage (without Darlington), the current gain of the transistors is also an important parameter. Considering the equivalent circuit of the final stage presented in Figure 3 (for the nominal peak output voltage \( V_{op} \)), one can find the condition concerning the Q4 current gain (\( \beta_{F} = \beta_{F} \)). The instantaneous voltage in (A) and (B), for the values given in (5) (and for \( V_{BE} \approx 0 \)), are:

\[ V_{A_{\text{max}}} = V_A + V_{op} = \frac{5V_{CC}}{6} + k_{vn} \frac{V_{CC}}{2} = 1.23V_{CC}, \]  

(8)

\[ V_{B_{\text{max}}} = V_{op} \frac{R_L + R_E}{R_L} + V_{C5} = \frac{V_{CC}}{2} \left( k_{vn} \frac{R_L + R_E}{R_L} + 1 \right) = 0.94V_{CC}. \]  

(9)

The maximum input current in the final stage, and maximum R7 are:

\[ I_{iF_{\text{max}}} = \frac{k_{vn} V_{CC}}{2R_L \beta_{F}}, \quad R_7 \leq \frac{V_{A_{\text{max}}} - V_{B_{\text{max}}}}{I_{iF_{\text{max}}}} = \frac{0.29V_{CC}}{2R_L \beta_{F}} = 0.72R_L \beta_{F}. \]  

(10)

From (7) and (10), the minimum \( \beta_{F} \) can be found:

\[ P_{D2} = \frac{V_{CC}}{2} I_{C2} = \frac{V_{CC}}{2} \frac{V_{CC}}{2} \cdot 1.5 \cdot R_7 = \frac{V_{CC}^2}{2 \cdot 3 \cdot 0.72 \beta_{F} R_L} = \frac{P_{on}}{0.346 \beta_{F}} \leq 1\text{W}, \]  

(11)

\[ \beta_{F} \geq 2.9P_{on} \quad (\text{with } P_{on} \text{ given in W}). \]  

(12)

This is the minimum theoretical value. Practically, a current should flow in Q2 in any case. Greater the current variations in Q2, greater the voltage variations (at the pilot input) and greater the THD factor. A minimum current in Q2 (for the nominal output voltage peak \( V_{op} \)) greater than \( 0.5I_{iF_{\text{max}}} \) will be considered. The quiescent current in Q2 (and in R7) should be increased \( (I_{R7} \geq 1.5I_{iF_{\text{max}}}) \) by decreasing R7 (and R6) correspondingly. The equation (12) becomes:

\[ \beta_{F} \geq 2.9 \cdot 1.5P_{on} \quad \text{or} \quad \beta_{F} \geq 4.4P_{on} \quad (\text{with } P_{on} \text{ given in W}). \]  

(13)

In Table 2 the cases when the two-transistor structure can be used are presented.
The collector current at which the transistor has the given current factor is taken from the transistor data-sheets. The algorithm for selection the final transistors in all the possible cases (all the projects) is presented in table 3. In the last case (code T3) the Darlington structures should be made utilizing discrete components.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Ic≤1.5(A)</th>
<th>Pon≤15</th>
<th>Pdn≤10</th>
<th>Pdn≤17</th>
<th>The rest, Pon≤100 (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type</td>
<td>Q4</td>
<td>BD237</td>
<td>BD707</td>
<td>BD679</td>
<td>BDW93</td>
</tr>
<tr>
<td>Type</td>
<td>Q5</td>
<td>BD238</td>
<td>BD708</td>
<td>BD680</td>
<td>BDW94</td>
</tr>
<tr>
<td>Code</td>
<td>S2</td>
<td>T2</td>
<td>S6</td>
<td>T2W</td>
<td>T3</td>
</tr>
<tr>
<td>Notes</td>
<td>Pon≤30</td>
<td>Pon≤55</td>
<td>Pdn≤30 (W)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In figure 4 the Excel function utilized to select the final transistors can be seen.

3. THE POWER TRANSISTOR MODELS IN EXCEL

To choose the other elements of the circuit, the electrical quantities should be computed and the transistors should be replace by simple models. The simplified transistor model can be used if the current domain does not include the high and the low current domain, but this is not the case for the transistors in the final stage.

The current factor of the power transistors is proportional with 1/Ic in the high current domain [1]. The linear approximation is more convenient for the Darlington transistor (the model is different compared with a normal transistor because of the internal resistors connected inside the Darlington package). Figure 4 and Figure 5 presents the models (with dash line) and the data-sheet curve $\beta=f(Ic)$ (with normal line) for the BD707 and for the BDW93 transistor. For the examples in figures, the model functions are computed considering two points on the data-sheet curve:

$$\beta_{BD707} = \frac{200}{I_C} \quad \text{and} \quad \beta_{BDW93} = 5200 - 600I_C.$$ (14)
Based on the transistor models, the circuit elements for each project were computed on one line of the first Excel worksheet, so that the projects can be compared. Some amplifier parameters: the voltage gain, the input and the output resistance, are computed. In the second workbook, for one project (selected by its first workbook number) the harmonic distortion factors are computed. Some checkpoints are inserted (such is the minimum voltage in Q2 collector). Every element can be redefined and the parameters of the amplifier are re-computes. The tutor can test the student's ideas and verify the effects on the amplifier parameters.

4. CONCLUSIONS

This paper presents a systematic procedure for choosing power transistors, starting from the theoretical conditions, analyzing the maximum power dissipation of transistors in real conditions for different cases, and indicating the practical method that can be applied in any application. The case of Bootstrap configuration was specially. The algorithm of selecting the transistors and the implementation in Excel are presented. In the second part of the paper the power transistors and Darlington models (that can be used in Excel) are proposed and verified.

The tutors can use the analysis presented in this paper to verify the student individual projects and to provide the top students with the basic knowledge about the expert systems. The results given by the design method presented in this paper proves itself correct and useful during the last three years when the authors utilize it in Transilvania University of Brașov.

5. REFERENCES

